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Hybrid memory systems, the integration of DRAM and non volatile memory (NVM)
technologies is a promising replacement to the current DRAM system. Data place-
ment in such integrated memory systems is really important, as every miss in DRAM
might be serviced by NVM at a latency much higher than DRAM. A cache based hy-
brid main memory system can perform even worse than a DRAM and a Non Volatile
Memory system in the case of poor data placement. Alloy cache is a cache based
hybrid main memory system, where the DRAM acts as a direct mapped cache to the
larger NVM. Previous proposals like Alloy cache, which uses DRAM as a cache for
NVM can suffer from higher latencies due to tag serialization and have high space
overheads.
We propose a DRAM cache based hybrid main memory design that prefetches rele-
vant data at both page and cacheline granularity from PCM to DRAM. This design
improves the utilization of DRAM, by placing prefetched pages to locations that
are otherwise not used due to its direct mapped structure. Additionally every 4KB
sized prefetched pages in DRAM eliminate the loss of 8 cachelines per page on tag
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storage. Our evaluation on PARSEC benchmark suite provides on an average 68%
improvement for single threaded applications and 22% for multithreaded applica-
tions. The architecture is able to reduce the average memory latency by 30% for
single threaded and 5% for multithreaded applications as compared to the state of
the art Alloy cache model.
